Regviz

Freescale Semiconductor /MK80F25615 /EMVSIM1 /PCSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PCSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MK80F25615/EMVSIM1/PCSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)SAPD 0 (0)SVCC_EN 0 (0)VCCENP 0 (0)SRST 0 (0)SCEN 0 (0)SCSP 0 (0)SPD 0 (0)SPDIM 0 (0)SPDIF 0 (0)SPDP 0 (0)SPDES

SPD=0, SRST=0, VCCENP=0, SPDP=0, SVCC_EN=0, SAPD=0, SPDIF=0, SPDIM=0, SPDES=0, SCSP=0, SCEN=0

Description

Port Control and Status Register

Fields

SAPD

Auto Power Down Enable

0 (0): Auto power down disabled (default)

1 (1): Auto power down enabled
SVCC_EN

Vcc Enable for Smart Card

0 (0): Smart Card Voltage disabled (default)

1 (1): Smart Card Voltage enabled
VCCENP

VCC Enable Polarity Control

0 (0): VCC_EN is active high. Polarity of SVCC_EN is unchanged.

1 (1): VCC_EN is active low. Polarity of SVCC_EN is inverted.
SRST

Reset to Smart Card

0 (0): Smart Card Reset is asserted (default)

1 (1): Smart Card Reset is de-asserted
SCEN

Clock Enable for Smart Card

0 (0): Smart Card Clock Disabled

1 (1): Smart Card Clock Enabled
SCSP

Smart Card Clock Stop Polarity

0 (0): Clock is logic 0 when stopped by SCEN

1 (1): Clock is logic 1 when stopped by SCEN
SPD

Auto Power Down Control

0 (0): No effect (default)

1 (1): Start Auto Powerdown or Power Down is in progress
SPDIM

Smart Card Presence Detect Interrupt Mask

0 (0): SIM presence detect interrupt is enabled

1 (1): SIM presence detect interrupt is masked (default)
SPDIF

Smart Card Presence Detect Interrupt Flag

0 (0): No insertion or removal of Smart Card detected on Port (default)

1 (1): Insertion or removal of Smart Card detected on Port
SPDP

Smart Card Presence Detect Pin Status

0 (0): SIM Presence Detect pin is logic low

1 (1): SIM Presence Detectpin is logic high
SPDES

SIM Presence Detect Edge Select

0 (0): Falling edge on the pin (default)

1 (1): Rising edge on the pin

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data